ESP8686 Series

Datasheet

Ultra-Low-Power SoC with RISC-V Single-Core CPU 2.4 GHz Wi-Fi (802.11 b/g/n) and Bluetooth® 5 (LE) 4 MB flash in the chip's package QFN24 (4×4 mm) Package

Including:


ESP8686H4



Product Overview

ESP8686 is an low-power and highly-integrated MCU-based solution that supports 2.4 GHz Wi-Fi and Bluetooth® Low Energy (Bluetooth LE).

The functional block diagram of the SoC is shown below.



ESP8686 Functional Block Diagram

For more information on power consumption, see Section 2.7 Power Management.

Features

Wi-Fi

- IEEE 802.11 b/g/n-compliant
- Supports 20 MHz, 40 MHz bandwidth in 2.4 GHz band
- 1T1R mode with data rate up to 150 Mbps
- Wi-Fi Multimedia (WMM)
- TX/RX A-MPDU, TX/RX A-MSDU
- Immediate Block ACK
- Fragmentation and defragmentation
- Transmit opportunity (TXOP)
- Automatic Beacon monitoring (hardware TSF)
- 4 × virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode

Note that when ESP8686 scans in Station mode, the SoftAP channel will change along with the Station channel

- · Antenna diversity
- 802.11mc FTM

Bluetooth®

- Bluetooth LE: Bluetooth 5, Bluetooth mesh
- High power mode (20 dBm)
- Speed: 125 Kbps, 500 Kbps, 1 Mbps, 2 Mbps
- Advertising extensions
- Multiple advertisement sets
- Channel selection algorithm #2
- Internal co-existence mechanism between Wi-Fi and Bluetooth to share the same antenna

CPU and Memory

- 32-bit RISC-V single-core processor, up to 160 MHz
- CoreMark® score:
 - 1 core at 160 MHz: 407.22 CoreMark; 2.55 CoreMark/MHz
- 384 KB ROM
- 400 KB SRAM (16 KB for cache)
- 8 KB SRAM in RTC

- 4 MB in-package flash
- SPI, Dual SPI, Quad SPI, and QPI interfaces that allow connection to multiple off-package flash
- Access to flash accelerated by cache
- Supports flash in-Circuit Programming (ICP)

Advanced Peripheral Interfaces

- 14 programmable GPIOs
- · Digital interfaces:
 - 3 x SPI (SPI0 and SPI1 are used to connect the in-package flash and corresponding pins are not routed out. Only SPI2 is available)
 - 2 × UART
 - 1 × I2C
 - $-1 \times 12S$
 - Remote control peripheral, with 2 transmit channels and 2 receive channels
 - LED PWM controller, with up to 6 channels
 - General DMA controller (GDMA), with 3 transmit channels and 3 receive channels
 - 1 × TWAI® controller compatible with ISO 11898-1 (CAN Specification 2.0)
- Analog interfaces:
 - 2 × 12-bit SAR ADCs, up to 6 channels
 - 1 × temperature sensor
- Timers:
 - 2 × 54-bit general-purpose timers
 - 3 × digital watchdog timers
 - 1 × analog watchdog timer
 - 1 × 52-bit system timer

Power Management

- Fine-resolution power control through a selection of clock frequency, duty cycle, Wi-Fi operating modes, and individual power control of internal components
- Four power modes designed for typical scenarios: Active, Modem-sleep, Light-sleep, Deep-sleep
- RTC memory remains powered on in Deep-sleep mode

Security

- Secure boot permission control on accessing internal and external memory
- Flash encryption memory encryption and decryption

- 4096-bit OTP, up to 1792 bits for users
- Cryptographic hardware acceleration:
 - AES-128/256 (FIPS PUB 197)
 - SHA Accelerator (FIPS PUB 180-4)
 - RSA Accelerator
 - Random Number Generator (RNG)
 - HMAC
 - Digital signature

RF Module

• Antenna switches, RF balun, power amplifier, low-noise receive amplifier

Applications

With low power consumption, ESP8686 is an ideal choice for IoT devices in the following areas:

- Smart Home
- Industrial Automation
- Health Care
- Consumer Electronics
- Smart Agriculture
- POS machines
- Service robot
- Audio Devices

- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers
- Cameras for Video Streaming
- USB Devices
- Speech Recognition
- Image Recognition
- Wi-Fi + Bluetooth Networking Card
- Touch and Proximity Sensing

Contents

Feat		et Overview	2 3 5
1	Pin	S	10
1.1	Pin La		10
1.2		verview	11
1.3	IO Pin		13
	1.3.1	IO MUX and GPIO Functions	13
	1.3.2	Analog Functions	15
	1.3.3	Restrictions for GPIOs	16
1.4	Analog	g Pins	17
1.5		Supply	18
	1.5.1	Power Pins	18
	1.5.2	Power Scheme	18
	1.5.3	Chip Power-up and Reset	19
1.6	Strapp	ping Pins	21
	1.6.1	Chip Boot Mode Control	22
	1.6.2	ROM Messages Printing Control	22
2	Fur	nctional Description	23
2.1	CPU a	and Memory	23
	2.1.1	CPU	23
	2.1.2	Internal Memory	23
	2.1.3	Address Mapping Structure	24
	2.1.4	Cache	24
2.2	Syster	m Clocks	24
	2.2.1	CPU Clock	25
	2.2.2	RTC Clock	25
2.3		g Peripherals	25
	2.3.1	Analog-to-Digital Converter (ADC)	25
	2.3.2	Temperature Sensor	26
2.4	7	Peripherals	26
	2.4.1	General Purpose Input / Output Interface (GPIO)	26
	2.4.2	Serial Peripheral Interface (SPI)	26
	2.4.3	Universal Asynchronous Receiver Transmitter (UART)	27
	2.4.4	I2C Interface	27
	2.4.5	I2S Interface	28
	2.4.6	Remote Control Peripheral	28
	2.4.7	LED PWM Controller	28
	2.4.8	General DMA Controller	28
	2.4.9	TWAI® Controller	29

2.5	Radio a	and Wi-Fi	29
	2.5.1	2.4 GHz Receiver	29
	2.5.2	2.4 GHz Transmitter	29
	2.5.3	Clock Generator	30
	2.5.4	Wi-Fi Radio and Baseband	30
	2.5.5	Wi-Fi MAC	30
	2.5.6	Networking Features	31
2.6	Blueto	oth LE	31
	2.6.1	Bluetooth LE Radio and PHY	31
	2.6.2	Bluetooth LE Link Layer Controller	31
2.7	Power	Management	32
2.8	Timers		34
	2.8.1	General Purpose Timers	34
	2.8.2	System Timer	34
	2.8.3	Watchdog Timers	34
2.9	Crypto	graphic Hardware Accelerators	35
2.10	Physica	al Security Features	35
2.11	Periphe	eral Pin Configurations	36
3	Elec	ctrical Characteristics	38
3.1	Absolu	te Maximum Ratings	38
3.2	Recom	mended Operating Conditions	38
3.3	DC Ch	aracteristics (3.3 V, 25 °C)	38
3.4	ADC C	haracteristics	39
4	Pac	kaging	40
5	Rela	ated Documentation and Resources	41
Apı	penc	lix A - ESP8686 Consolidated Pin Overview	42
Ray	vieio	n History	40
116	VISIU	THIS COLY	43

List of Tables

1-1	Pin Overview	11
1-2	Power-Up Glitches on Pins	12
1-3	IO MUX Pin Functions	13
1-4	RTC and Analog Functions	15
1-5	Analog Pins	17
1-6	Power Pins	18
1-7	Voltage Regulators	18
1-8	Description of Timing Parameters for Power-up and Reset	20
1-9	Default Configuration of Strapping Pins	21
1-10	Description of Timing Parameters for the Strapping Pins	21
1-11	Chip Boot Mode Control	22
1-12	ROM Messages Printing Control	22
2-1	Components and Power Domains	33
2-2	Peripheral Pin Configurations	36
3-1	Absolute Maximum Ratings	38
3-2	Recommended Operating Conditions	38
3-3	DC Characteristics (3.3 V, 25 °C)	38
3-4	ADC Characteristics	39
3-5	ADC Calibration Results	39

List of Figures

1-1	ESP8686 Pin Layout (Top View)	10
1-2	ESP8686 Power Scheme	19
1-3	Visualization of Timing Parameters for Power-up and Reset	19
1-4	Visualization of Timing Parameters for the Strapping Pins	22
2-1	Address Mapping Structure	24
2-2	Components and Power Domains	33
4-1	QFN24 (4×4 mm) Package	40

1 Pins

1.1 Pin Layout




Figure 1-1. ESP8686 Pin Layout (Top View)

1.2 Pin Overview

The ESP8686 chip integrates multiple peripherals that require communication with the outside world. To keep the chip package size reasonably small, the number of available pins has to be limited. So the only way to route all the incoming and outgoing signals is through pin multiplexing. Pin muxing is controlled via software programmable registers (see ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix).

All in all, the ESP8686 chip has the following types of pins:

- **IO pins** with the following predefined sets of functions to choose from:
 - Each IO pin has predefined IO MUX and GPIO functions see Table 1-3 IO MUX and GPIO Functions
 - Some IO pins have predefined analog functions see Table 1-4 Analog Functions

Predefined functions means that each IO pin has a set of direct connections to certain on-chip components. During run-time, the user can configure which component from a predefined set to connect to a certain pin at a certain time via memory mapped registers (see the TRM).

- Analog pins that have exclusively-dedicated analog functions see Table 1-5 Analog Pins
- Power pins supply power to the chip components and non-power pins see Table 1-6 Power Pins

Notes for Table 1-1 Pin Overview (see below):

- 1. For more information, see respective sections below. Alternatively, see Appendix A ESP8686 Consolidated Pin Overview.
- 2. Bold marks the pin function set in which a pin has its default function in the default boot mode. See Section 1.6.1 Chip Boot Mode Control.
- 3. Except for GPIO18 whose default drive strength is 40 mA, the default drive strength for all the other pins is 20 mA.
- 4. Column Pin Settings shows predefined settings at reset and after reset with the following abbreviations:
 - IE input enabled
 - WPU internal weak pull-up resistor enabled
 - WPD internal weak pull-down resistor enabled
- 5. Depends on the value of EFUSE_DIS_PAD_JTAG
 - Ø default value. Input enabled, and internal weak pull-up resistor enabled (IE & WPU)
 - 1 input enabled (IE)
- 6. Output enabled

Table 1-1. Pin Overview

Pin	Pin	Pin	Pin Providing	Pin Settings ⁴		Pin Function Sets 1,5	
No.	Name	Type ¹	Power ³	At Reset	After Reset	IO MUX	Analog
1	LNA_IN	Analog					
2	VDD3P3	Power					
3	VDD3P3	Power					

Cont'd on next page

Table 1-1 - cont'd from previous page

Pin	Pin	Pin	Pin Providing	Pin Settings ⁴		Pin Func	tion Sets ^{1,2}
No.	Name	Type ¹	Power ³	At Reset	After Reset	IO MUX	Analog
4	XTAL_32K_P	IO	VDD3P3_RTC			IO MUX	Analog
5	XTAL_32K_N	IO	VDD3P3_RTC			IO MUX	Analog
6	GPIO2	IO	VDD3P3_RTC	IE	IE	IO MUX	Analog
7	CHIP_EN	Analog					
8	GPIO3	IO	VDD3P3_RTC	IE	IE	IO MUX	Analog
9	MTMS	IO	VDD3P3_RTC		IE	IO MUX	Analog
10	MTDI	IO	VDD3P3_RTC		IE	IO MUX	Analog
11	VDD3P3_RTC	Power					
12	MTCK	IO	VDD3P3_CPU		IE ⁵	IO MUX	
13	MTDO	IO	VDD3P3_CPU		IE	IO MUX	
14	GPIO8	IO	VDD3P3_CPU	IE	IE	IO MUX	4
15	GPIO9	IO	VDD3P3_CPU	IE, WPU	IE, WPU	IO MUX	
16	GPIO10	IO	VDD3P3_CPU		IE	IO MUX	
17	VDD3P3_CPU	Power					
18	GPIO18 ⁹	IO	VDD3P3_CPU			IO MUX	>
19	U0RXD	IO	VDD3P3_CPU		IE, WPU	IO MUX	
20	U0TXD	IO	VDD3P3_CPU		WPU ⁶	IO MUX	
21	NC	_					
22	XTAL_N	Analog					
23	XTAL_P	Analog					
24	VDDA	Power					
25	GND	Power					

Some pins have glitches during power-up. See details in Table 1-2.

Table 1-2. Power-Up Glitches on Pins

Pin	Glitch ¹	Typical Time Period(ns)
MTCK	Low-level glitch	5
MTDO	Low-level glitch	5
GPIO10	Low-level glitch	5
U0RXD	Low-level glitch	5
GPIO18	High-level glitch	50000

¹ Low-level glitch: the pin is at a low level output status during the time

High-level glitch: the pin is at a high level output status during the time period;

Pull-down glitch: the pin is at an internal weak pulled-down status during the time period;

Pull-up glitch: the pin is at an internal weak pulled-up status during the time period.

Please refer to Table 3-3 for detailed parameters about low/high-level and pull-down/up.

1.3 IO Pins

1.3.1 IO MUX and GPIO Functions

The pins of ESP8686 can be assigned any function (F0-F2) from their respective sets of IO MUX functions as listed in Table 1-3 IO MUX and GPIO Functions.

Each set of the IO MUX functions has a general purpose input/output (**GPIO0, GPIO1, etc.**) function. If a pin is assigned a GPIO function, this pin's signal is routed via the GPIO matrix, which incorporates internal signal routing circuitry for mapping signals programmatically. It gives the pin access to almost any IO MUX function. However, the flexibility of programmatic mapping comes at a cost as it might affect speed and latency of routed signals.

Notes for Table 1-3 IO MUX and GPIO Functions:

- 1. Bold marks the default pin functions in the default boot mode. See Section 1.6.1 Chip Boot Mode Control.
- 2. Regarding highlighted cells, see Section 1.3.3 Restrictions for GPIOs.
- 3. Each IO MUX function (F_n , $n = 0 \sim 2$) is associated with a *type*. The description of *type* is as follows:
 - I input. O output. T high impedance.
 - 11 input; if the pin is assigned a function other than F_n , the input signal of F_n is always 1.
 - 10 input; if the pin is assigned a function other than F_n , the input signal of F_n is always 0.
- 4. Function names:
 - GPIO... General-purpose input/output with signals routed via the GPIO matrix. For more details on the GPIO matrix, see ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

 J...RXD
 U...TXD

 UARTO/1 receive/transmit signals.
- 5. Groups of functions (see the markings in the table):
 - a. JTAG interface for debugging
 - b. UART interface for debugging.
 - c. SPI2 main interface for fast SPI connection. It supports 1-, 2-, 4-line SPI modes.

Table 1-3. IO MUX Pin Functions

Pin	IO MUX /	IO MUX Function					
No.	GPIO Name	0	Туре	1	Туре	2	Туре
4	GPIO0	GPIO0	I/O/T	GPIO0	I/O/T		
5	GPIO1	GPIO1	I/O/T	GPIO1	I/O/T		

Cont'd on next page

Table 1-3 - cont'd from previous page

Pin	IO MUX /		IO MUX Function						
No.	GPIO Name	0	Туре	1	Туре	2	5c	Туре	
6	GPIO2	GPIO2	I/O/T	GPIO2	I/O/T	FSPIQ		I1/O/T	
8	GPIO3	GPIO3 5a	I/O/T	GPIO3	I/O/T				
9	GPIO4	MTMS	I1	GPIO4	I/O/T	FSPIHD		I1/O/T	
10	GPIO5	MTDI	I1	GPIO5	I/O/T	FSPIWP		I1/O/T	
12	GPIO6	MTCK	I1	GPIO6	I/O/T	FSPICLK		I1/O/T	
13	GPIO7	MTDO	O/T	GPIO7	I/O/T	FSPID		I1/O/T	
14	GPIO8	GPIO8	I/O/T	GPIO8	I/O/T				
15	GPIO9	GPIO9	I/O/T	GPIO9	I/O/T				
16	GPIO10	GPIO10	I/O/T	GPIO10	I/O/T	FSPICS0		11/O/T	
18	GPIO18	GPIO18 _{5b}	I/O/T	GPIO18	I/O/T				
19	GPIO20	UORXD	I1	GPIO20	I/O/T				
20	GPIO21	UOTXD	0	GPIO21	I/O/T				

1.3.2 **Analog Functions**

Notes for Table 1-4 Analog Functions:

- 1. **Bold** marks the default pin functions in the default boot mode. See Section 1.6.1 Chip Boot Mode Control.
- 2. Regarding highlighted cells, see Section 1.3.3 Restrictions for GPIOs.
- 3. Function names:

XTAL_32K_P 32 kHz external clock input/output connected to ESP8686's oscillator. P/N means differential clock positive/negative. XTAL 32K N ADC1_CH... Analog to digital conversion channel for ADC1 or ADC2. ADC2 CH...

Table 1-4. RTC and Analog Functions

Pin	Analog	Analog Function				
No.	IO Name	0	1			
4	GPIO0	XTAL_32K_P	ADC1_CH0			
5	GPIO1	XTAL_32K_N	ADC1_CH1			
6	GPIO2		ADC1_CH2			
8	GPIO3		ADC1_CH3			
9	GPIO4		ADC1_CH4			
10	GPIO5		ADC2_CH0			

Restrictions for GPIOs 1.3.3


All IO pins of the ESP8686 have GPIO pin functions. However, the IO pins are multiplexed and have other important pin functions. This should be taken into account while certain pins are chosen for general purpose input output.

In Table 1-3 IO MUX and GPIO Functions and Table 1-4 Analog Functions some pin functions are highlighted. The non-highlighted GPIO pins are recommended for use first. If more pins are needed, the highlighted GPIOs should be chosen carefully to avoid conflicts with important pin functions.

The highlighted IO pins have the following important pin functions:

- GPIO have one of the following important functions:
 - Strapping pins need to be at certain logic levels at startup. See Section 1.6 Strapping Pins.
 - JTAG interface often used for debugging. See Table 1-3 IO MUX and GPIO Functions, note 5a.
 - UART interface often used for debugging. See Table 1-3 IO MUX and GPIO Functions, note 5b.
 - ADC2 no restrictions, unless there is an on-going Wi-Fi connection. ADC2_CH... analog functions (see Table 1-4 Analog Functions) cannot be used with Wi-Fi simultaneously.

See also Appendix A - ESP8686 Consolidated Pin Overview.



1.4 Analog Pins

Table 1-5. Analog Pins

Pin	Pin	Pin	Pin
No.	Name	Туре	Function
1	LNA_IN	I/O	Low Noise Amplifier (RF LNA) input / output signals
7	CUID EN I		High: on, the chip is started up.
7 CHIP_EN		'	Low: off, the chip is shut down.
			Note: Do not leave the CHIP_EN pin floating.
22	XTAL_N	_	External clock input/output connected to ESP8686's oscillator.
23	XTAL_P	_	P/N means differential clock positive/negative.



Power Supply 1.5

1.5.1 **Power Pins**

The chip is powered via the power pins described in Table 1-6 Power Pins.

Table 1-6. Power Pins

Pin	Pin		Power Supply 1,2				
No.	Name	Direction	Power Domain / Other	IO Pins ³			
2	VDD3P3	Input	Analog power domain				
3	VDD3P3	Input	Analog power domain				
11	VDD3P3_RTC	Input	RTC and part of Digital power domains	RTC IO			
17	VDD3P3_CPU	Input	Digital power domain	Digital IO			
24	VDDA	Input	Analog power domain				
25	GND	_	External ground connection				

¹ See in conjunction with Section 1.5.2 Power Scheme.

1.5.2 Power Scheme

The power scheme is shown in Figure 1-2 ESP8686 Power Scheme.

The components on the chip are powered via voltage regulators.

Table 1-7. Voltage Regulators

Voltage Regulator	Output	Power Supply
Digital	1.1 V	Digital power domain
Low-power	1.1 V	RTC power domain

² For recommended and maximum voltage and current, see Section 3.1 Absolute Maximum Ratings and Section 3.2 Recommended Operating Conditions.

³ Digital IO pins are those powered by VDD3P3_CPU, and RTC IO pins are those powered by VDD3P3_RTC and so on, as shown in Figure 1-2 ESP8686 Power Scheme. See also Table 1-1 Pin Overview > Column Pin Providing Power.




Figure 1-2. ESP8686 Power Scheme

1.5.3 Chip Power-up and Reset

Once the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP_EN - the pin used for power-up and reset - is pulled high to activate the chip. For information on CHIP_EN as well as power-up and reset timing, see Figure 1-3 and Table 1-8.




Figure 1-3. Visualization of Timing Parameters for Power-up and Reset

Table 1-8. Description of Timing Parameters for Power-up and Reset

Parameter	Description	Min (μ s)
	Time reserved for the power rails of VDDA, VDD3P3, VDD3P3_RTC,	
t_{STBL}	and VDD3P3_CPU to stabilize before the CHIP_EN pin is pulled high	50
	to activate the chip	
+	Time reserved for CHIP_EN to stay below V_{IL_nRST} to reset the	50
\mathfrak{t}_{RST}	chip (see Table 3-3)	30

Strapping Pins 1.6

At each startup or reset, a chip requires some initial configuration parameters, such as in which boot mode to load the chip, voltage of flash memory, etc. These parameters are passed over via the strapping pins. After reset, the strapping pins operate as regular IO pins.

The parameters controlled by the given strapping pins at chip reset are as follows:

- Chip boot mode GPIO2, GPIO8, and GPIO9
- ROM messages printing GPIO8

GPIO9 connected to the chip's internal weak pull-up resistor at chip reset. This resistor determines the default bit value of GPIO9. Also, this resistor determines the bit value if GPIO9 is connected to an external high-impedance circuit.

Table 1-9. Default Configuration of Strapping Pins

Strapping Pin	Default Configuration	Bit Value
GPIO2	Floating	
GPIO8	Floating	
GPIO9	Pull-up	1

To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP8686 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.

All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.

Regarding the timing requirements for the strapping pins, there are such parameters as setup time and hold time. For more information, see Table 1-10 and Figure 1-4.

Table 1-10. Description of Timing Parameters for the Strapping Pins

Parameter	Description	Min (ms)
+	Setup time is the time reserved for the power rails to stabilize before	0
\mathfrak{l}_{SU}	the CHIP_EN pin is pulled high to activate the chip.	0
	Hold time is the time reserved for the chip to read the strapping pin	
t_H	values after CHIP_EN is already high and before these pins start	3
	operating as regular IO pins.	




Figure 1-4. Visualization of Timing Parameters for the Strapping Pins

Chip Boot Mode Control 1.6.1

GPIO2, GPIO8, and GPIO9 control the boot mode after the reset is released. See Table 1-11 Chip Boot Mode Control.

Boot Mode	GPIO2	GPIO8	GPIO9
Default configuration	- (Floating)	- (Floating)	1 (Pull-up)
SPI Boot (default)	1	Any value	1
Download Boot	1	1	0
Invalid combination 1	Any value	0	0

Table 1-11. Chip Boot Mode Control

ROM Messages Printing Control

During boot process the messages by the ROM code can be printed to:

• UART. In this case, EFUSE_UART_PRINT_CONTROL and GPIO8 control ROM messages printing as shown in Table 1-12 ROM Messages Printing Control.

Table 1-12. ROM Messages Printing Control

eFuse ¹	GPIO8	ROM Messages Printing
0	Ignored	Always enabled
4	0	Enabled
ļ	1	Disabled
2	0	Disabled
2	1	Enabled
3	Ignored	Always disabled

¹ eFuse: EFUSE_UART_PRINT_CONTROL

¹ This combination triggers unexpected behavior and should be avoided.

2 Functional Description

This chapter describes the functions of ESP8686.

2.1 CPU and Memory

2.1.1 CPU

ESP8686 has a low-power 32-bit RISC-V single-core microprocessor with the following features:

- four-stage pipeline that supports a clock frequency of up to 160 MHz
- RV32IMC ISA
- 32-bit multiplier and 32-bit divider
- up to 32 vectored interrupts at seven priority levels
- up to 8 hardware breakpoints/watchpoints
- up to 16 PMP regions
- JTAG for debugging

For more information, please refer to Chapter ESP-RISC-V CPU in ESP8686 Technical Reference Manual.

2.1.2 Internal Memory

ESP8686's internal memory includes:

- 384 KB of ROM: for booting and core functions.
- 400 KB of on-chip SRAM: for data and instructions, running at a configurable frequency of up to 160 MHz. Of the 400 KB SRAM, 16 KB is configured for cache.
- RTC FAST memory: 8 KB of SRAM that can be accessed by the main CPU. It can retain data in Deep-sleep mode.
- 4 Kbit of eFuse: 1792 bits are reserved for your data, such as encryption key and device ID.
- 4 MB in-package flash

For more information, please refer to Chapter <u>System and Memory</u> in *ESP*8686 Technical Reference Manual.

2.1.3 Address Mapping Structure




Figure 2-1. Address Mapping Structure

Note:

The memory space with gray background is not available for use.

2.1.4 Cache

ESP8686 has an eight-way set associative cache. This cache is read-only and has the following features:

• size: 16 KB

block size: 32 bytes

pre-load function

• lock function

• critical word first and early restart

2.2 System Clocks

For more information, please refer to Chapter Reset and Clock in ESP8686 Technical Reference Manual.

2.2.1 CPU Clock

The CPU clock has three possible sources:

- external main crystal clock
- fast RC oscillator (typically about 17.5 MHz, and adjustable)
- PLL clock

The application can select the clock source from the three clocks above. The selected clock source drives the CPU clock directly, or after division, depending on the application. Once the CPU is reset, the default clock source would be the external main crystal clock divided by 2.

Note:

ESP8686 is unable to operate without an external main crystal clock.

2.2.2 RTC Clock

The RTC slow clock is used for RTC counter, RTC watchdog and low-power controller. It has three possible sources:

- external low-speed (32 kHz) crystal clock
- internal slow RC oscillator (typically about 136 kHz, and adjustable)
- internal fast RC oscillator divided clock (derived from the fast RC oscillator divided by 256)

The RTC fast clock is used for RTC peripherals and sensor controllers. It has two possible sources:

- external main crystal clock divided by 2
- internal fast RC oscillator divide-by-N clock (typically about 17.5 MHz, and adjustable)

Analog Peripherals 2.3

For more information, please refer to Chapter On-Chip Sensors and Analog Signal Processing in ESP8686 Technical Reference Manual.

Analog-to-Digital Converter (ADC) 2.3.1

ESP8686 integrates two 12-bit SAR ADCs.

- ADC1 supports measurements on 5 channels, and is factory-calibrated.
- ADC2 supports measurements on 1 channel, and is not factory-calibrated.

Note:

ADC2 of some chip revisions is not operable.

For ADC characteristics, please refer to Table 3.4.

For GPIOs assigned to ADC, please refer to Table 2-2.

2.3.2 Temperature Sensor

The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an ADC into a digital value.

The temperature sensor has a range of -40 °C to 125 °C. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors like microcontroller clock frequency or I/O load. Generally, the chip's internal temperature is higher than the operating ambient temperature.

2.4 Digital Peripherals

2.4.1 General Purpose Input / Output Interface (GPIO)

ESP8686 has 14 GPIO pins which can be assigned various functions by configuring corresponding registers. Besides digital signals, some GPIOs can be also used for analog functions, such as ADC.

All GPIOs have selectable internal pull-up or pull-down, or can be set to high impedance. When these GPIOs are configured as an input, the input value can be read by software through the register. Input GPIOs can also be set to generate edge-triggered or level-triggered CPU interrupts. All digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the UART, SPI, etc. For low-power operations, the GPIOs can be set to holding state.

The IO MUX and the GPIO matrix are used to route signals from peripherals to GPIO pins. Together they provide highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured from any IO pins while peripheral output signals can be configured to any IO pins.

For more information, please refer to Chapter IO MUX and GPIO Matrix (GPIO, IO_MUX) in ESP8686 Technical Reference Manual.

2.4.2 Serial Peripheral Interface (SPI)

ESP8686 has the following SPI interfaces:

- SPI0 used by ESP8686's GDMA controller and cache to access in-package flash
- SPI1 used by the CPU to access in-package flash
- SPI2 is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller

Features of SPI0 and SPI1

- Supports Single SPI, Dual SPI, and Quad SPI, QPI modes
- Configurable clock frequency with a maximum of 120 MHz in Single Transfer Rate (STR) mode
- Data transmission is in bytes

Features of SPI2

- Supports operation as a master or slave
- Connects to a DMA channel allocated by the GDMA controller
- Supports Single SPI, Dual SPI, and Quad SPI, QPI
- Configurable clock polarity (CPOL) and phase (CPHA)

- Configurable clock frequency
- Data transmission is in bytes
- Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit (LSB) first
- As a master
 - Supports 2-line full-duplex communication with clock frequency up to 80 MHz
 - Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 80 MHz
 - Provides six SPI_CS pins for connection with six independent SPI slaves
 - Configurable CS setup time and hold time
- As a slave
 - Supports 2-line full-duplex communication with clock frequency up to 60 MHz
 - Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz

For GPIOs assigned to SPI, please refer to Table 2-2.

For more information, please refer to Chapter SPI Controller (SPI) in ESP8686 Technical Reference Manual.

2.4.3 Universal Asynchronous Receiver Transmitter (UART)

ESP8686 has two UART interfaces, i.e. UARTO and UART1, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5 Mbps. The UART controller provides hardware flow control (CTS and RTS signals) and software flow control (XON and XOFF). Both UART interfaces connect to GDMA via UHClO, and can be accessed by the GDMA controller or directly by the CPU.

For GPIOs assigned to UART, please refer to Table 2-2.

For more information, please refer to Chapter <u>UART Controller (UART)</u> in *ESP*8686 Technical Reference Manual.

2.4.4 I2C Interface

ESP8686 has an I2C bus interface which is used for I2C master mode or slave mode, depending on your configuration. The I2C interface supports:

- standard mode (100 Kbit/s)
- fast mode (400 Kbit/s)
- up to 800 Kbit/s (constrained by SCL and SDA pull-up strength)
- 7-bit and 10-bit addressing mode
- · double addressing mode
- 7-bit broadcast address

You can configure instruction registers to control the I2C interface for more flexibility.

For GPIOs assigned to I2C, please refer to Table 2-2.

For more information, please refer to Chapter I2C Controller (I2C) in ESP8686 Technical Reference Manual.

2.4.5 I2S Interface

ESP8686 includes a standard I2S interface. This interface can operate as a master or a slave in full-duplex mode or half-duplex mode, and can be configured for 8-bit, 16-bit, 24-bit, or 32-bit serial communication. BCK clock frequency, from 10 kHz up to 40 MHz, is supported.

The I2S interface connects to the GDMA controller. The interface supports TDM PCM, TDM MSB alignment, TDM standard, and PDM standard.

For GPIOs assigned to I2S, please refer to Table 2-2.

For more information, please refer to Chapter I2S Controller (I2S) in ESP8686 Technical Reference Manual.

2.4.6 Remote Control Peripheral

The Remote Control Peripheral (RMT) supports two channels of infrared remote transmission and two channels of infrared remote reception. By controlling pulse waveform through software, it supports various infrared and other single wire protocols. All four channels share a 192×32 -bit memory block to store transmit or receive waveform.

For GPIOs assigned to the Remote Control Peripheral, please refer to Table 2-2.

For more information, please refer to Chapter Remote Control Peripheral (RMT) in ESP8686 Technical Reference Manual.

2.4.7 LED PWM Controller

The LED PWM controller can generate independent digital waveform on six channels. The LED PWM controller:

- can generate digital waveform with configurable periods and duty cycle. The accuracy of duty cycle can be up to 18 bits.
- has multiple clock sources, including APB clock and external main crystal clock.
- can operate when the CPU is in Light-sleep mode.
- supports gradual increase or decrease of duty cycle, which is useful for the LED RGB color-gradient generator.

For GPIOs assigned to LED PWM, please refer to Table 2-2.

For more information, please refer to Chapter <u>LED PWM Controller (LEDC)</u> in *ESP*8686 Technical Reference Manual.

2.4.8 General DMA Controller

ESP8686 has a general DMA controller (GDMA) with six independent channels, i.e. three transmit channels and three receive channels. These six channels are shared by peripherals with DMA feature. The GDMA controller implements a fixed-priority scheme among these channels, whose priority can be configured.

The GDMA controller controls data transfer using linked lists. It allows peripheral-to-memory and memory-to-memory data transfer at a high speed. All channels can access internal RAM.

Peripherals on ESP8686 with DMA feature are SPI2, UHCI0, I2S, AES, SHA, and ADC.

For more information, please refer to Chapter GDMA Controller (GDMA) in ESP8686 Technical Reference Manual.

TWAI[®] Controller 2.4.9

ESP8686 has a TWAI® controller with the following features:

- compatible with ISO 11898-1 protocol (CAN Specification 2.0)
- standard frame format (11-bit ID) and extended frame format (29-bit ID)
- bit rates from 1 Kbit/s to 1 Mbit/s
- multiple modes of operation: Normal, Listen Only, and Self-Test (no acknowledgment required)
- 64-byte receive FIFO
- · acceptance filter (single and dual filter modes)
- error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture

For GPIOs assigned to TWAI, please refer to Table 2-2.

For more information, please refer to Chapter Two-wire Automotive Interface (TWAI) in ESP8686 Technical Reference Manual.

2.5 Radio and Wi-Fi

ESP8686 radio consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter
- bias and regulators
- balun and transmit-receive switch
- clock generator

2.5.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, ESP8686 integrates RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits, and baseband filters.

2.4 GHz Transmitter 2.5.2

The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered CMOS power amplifier. The use of digital calibration further improves the linearity of the power amplifier.

Additional calibrations are integrated to cancel any radio imperfections, such as:

· carrier leakage

- I/Q amplitude/phase matching
- baseband nonlinearities
- RF nonlinearities
- antenna matching

These built-in calibration routines reduce the cost, time, and specialized equipment required for product testing.

2.5.3 Clock Generator

The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including inductors, varactors, filters, regulators and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

2.5.4 Wi-Fi Radio and Baseband

ESP8686 Wi-Fi radio and baseband support the following features:

- 802.11b/g/n
- 802.11n MCS0-7 that supports 20 MHz and 40 MHz bandwidth
- 802.11n MCS32
- 802.11n 0.4 μs guard interval
- data rate up to 150 Mbps
- RX STBC (single spatial stream)
- adjustable transmitting power
- antenna diversity ESP8686 supports antenna diversity with an external RF switch. This switch is controlled by one or more GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.

2.5.5 Wi-Fi MAC

ESP8686 implements the full 802.11 b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled automatically with minimal host interaction to minimize the active duty period.

ESP8686 Wi-Fi MAC applies the following low-level protocol functions automatically:

- 4 × virtual Wi-Fi interfaces
- infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
- RTS protection, CTS protection, Immediate Block ACK
- fragmentation and defragmentation

- TX/RX A-MPDU, TX/RX A-MSDU
- transmit opportunity (TXOP)
- Wi-Fi multimedia (WMM)
- GCMP, CCMP, TKIP, WAPI, WEP, BIP, WPA2-PSK/WPA2-Enterprise, and WPA3-PSK/WPA3-Enterprise
- automatic beacon monitoring (hardware TSF)
- 802.11mc FTM

2.5.6 **Networking Features**

Espressif provides libraries for TCP/IP networking, ESP-WIFI-MESH networking, and other networking protocols over Wi-Fi. TLS 1.0, 1.1 and 1.2 is also supported.

2.6 Bluetooth LE

ESP8686 includes a Bluetooth Low Energy subsystem that integrates a hardware link layer controller, an RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5 and Bluetooth mesh.

Bluetooth LE Radio and PHY 2.6.1

Bluetooth Low Energy radio and PHY in ESP8686 support:

- 1 Mbps PHY
- 2 Mbps PHY for higher data rates
- coded PHY for longer range (125 Kbps and 500 Kbps)
- HW Listen before talk (LBT)

Bluetooth LE Link Layer Controller

Bluetooth Low Energy Link Layer Controller in ESP8686 supports:

- LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
- multiple advertisement sets
- simultaneous advertising and scanning
- multiple connections in simultaneous central and peripheral roles
- adaptive frequency hopping and channel assessment
- LE channel selection algorithm #2
- connection parameter update
- high duty cycle non-connectable advertising
- LE privacy 1.2
- LE data packet length extension
- link layer extended scanner filter policies

- low duty cycle directed advertising
- link layer encryption
- LE Ping

2.7 **Power Management**

The ESP8686 has an advanced Power Management Unit (PMU). It can be flexibly configured to power up different power domains of the chip to achieve the best balance between chip performance, power consumption, and wakeup latency.

Configuring the PMU is a complex procedure. To simplify power management for typical scenarios, there are the following **predefined power modes** that power up different combinations of power domains:

- Active mode The CPU, RF circuits, and all peripherals are on. The chip can process data, receive, transmit, and listen.
- Modem-sleep mode The CPU is on, but the clock frequency can be reduced. The wireless connections can be configured to remain active as RF circuits are periodically switched on when required.
- Light-sleep mode The CPU stops running, and can be optionally powered on. The chip can be woken up via all wake up mechanisms: MAC, host, RTC timer, or external interrupts. Wireless connections can remain active. Some groups of digital peripherals can be optionally shut down.
- Deep-sleep mode Only RTC is powered on. Wireless connection data is stored in RTC memory.

Figure 2-2 Components and Power Domains and the following Table 2-1 show the distribution of chip components between power domains and power subdomains.




Figure 2-2. Components and Power Domains

Table 2-1. Components and Power Domains

Power	RTC	Digita	Digital				og			
Domain				Optional	Wireless		FOSC	XTAL		RF
Power			CPU	Digital	Digital		CLK	CLK	PLL	Circuits
Mode				Periph	Circuits		OLK	OLK		Circuits
Active	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON
Modem-sleep	ON	ON	ON	ON	ON ¹	ON	ON	ON	ON	OFF ²
Light-sleep	ON	ON	OFF ¹	ON ¹	OFF ¹	ON	OFF	OFF	OFF	OFF ²
Deep-sleep	ON	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF

¹ Configurable, see the TRM.

For more information, please refer to Chapter <u>Low-Power Management (RTC_CNTL)</u> in *ESP8686 Technical Reference Manual*.

² If Wireless Digital Circuits are on, RF circuits are periodically switched on when required by internal operation to keep active wireless connections running.

2.8 Timers

2.8.1 General Purpose Timers

ESP8686 has two 54-bit general-purpose timers, which are based on 16-bit prescalers and 54-bit auto-reload-capable up/down-timers.

The timers' features are summarized as follows:

- a 16-bit clock prescaler, from 1 to 65536
- a 54-bit time-base counter programmable to be incrementing or decrementing
- able to read real-time value of the time-base counter
- halting and resuming the time-base counter
- programmable alarm generation
- level interrupt generation

For more information, please refer to Chapter Timer Group (TIMG) in ESP8686 Technical Reference Manual.

2.8.2 System Timer

ESP8686 integrates a 52-bit system timer, which has two 52-bit counters and three comparators. The system timer has the following features:

- counters with a fixed clock frequency of 16 MHz
- three types of independent interrupts generated according to alarm value
- two alarm modes: target mode and period mode
- 52-bit target alarm value and 26-bit periodic alarm value
- automatic reload of counter value
- counters can be stalled if the CPU is stalled or in OCD mode

For more information, please refer to Chapter <u>System Timer (SYSTIMER)</u> in *ESP8686 Technical Reference Manual*.

2.8.3 Watchdog Timers

For more information, please refer to Chapter <u>Watchdog Timers (WDT)</u> in *ESP8686 Technical Reference Manual*.

Digital Watchdog Timers

ESP8686 contains three digital watchdog timers: one in each of the two timer groups (called Main System Watchdog Timers, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT).

During the flash boot process, RWDT and the MWDT in timer group 0 (TIMG0) are enabled automatically in order to detect and recover from booting errors.

Digital watchdog timers have the following features:

- four stages, each with a programmable timeout value. Each stage can be configured, enabled and disabled separately
- interrupt, CPU reset, or core reset for MWDT upon expiry of each stage; interrupt, CPU reset, core reset, or system reset for RWDT upon expiry of each stage
- 32-bit expiry counter
- write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
- flash boot protection
 If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system.

Analog Watchdog Timer

ESP8686 also has one analog watchdog timer: RTC super watchdog timer (SWD). It is an ultra-low-power circuit in analog domain that helps to prevent the system from operating in a sub-optimal state and resets the system if required.

SWD has the following features:

- Ultra-low power
- Interrupt to indicate that the SWD timeout period is close to expiring
- Various dedicated methods for software to feed SWD, which enables SWD to monitor the working state of the whole operating system

2.9 Cryptographic Hardware Accelerators

ESP8686 is equipped with hardware accelerators of general algorithms, such as AES-128/AES-256 (FIPS PUB 197), ECB/CBC/OFB/CFB/CTR (NIST SP 800-38A), SHA1/SHA224/SHA256 (FIPS PUB 180-4), and RSA3072. The chip also supports independent arithmetic, such as large-number modular multiplication and large-number multiplication. The maximum operation length for RSA and large-number modular multiplication is 3072 bits. The maximum operand length for large-number multiplication is 1536 bits.

2.10 Physical Security Features

- Transparent off-package flash encryption (AES-XTS algorithm) with software inaccessible key prevents unauthorized readout of your application code or data.
- Secure boot feature uses a hardware root of trust to ensure only signed firmware (with RSA-PSS signature)
 can be booted.
- HMAC module can use a software inaccessible MAC key to generate MAC signatures for identity verification and other purposes.
- Digital Signature module can use a software inaccessible secure key to generate RSA signatures for identity verification.
- World Controller provides two running environments for software. All hardware and software resources are sorted to two groups, and placed in either secure or general world. The secure world cannot be accessed by hardware in the general world, thus establishing a security boundary.

2.11 **Peripheral Pin Configurations**

Table 2-2. Peripheral Pin Configurations

Interface	Signal	Pin	Function
ADC	ADC1_CH0	XTAL_32K_P	Two 12-bit SAR ADCs
	ADC1_CH1	XTAL_32K_N	
	ADC1_CH2	GPIO2	4
	ADC1_CH3	GPIO3	
	ADC1_CH4	MTMS	
	ADC2_CH0	MTDI	
JTAG	MTDI	MTDI	JTAG for software debugging
	MTCK	MTCK	
	MTMS	MTMS	
	MTDO	MTDO	
UART	U0RXD_in	Any GPIO pins	Two UART channels with hardware flow control
	U0CTS_in		and GDMA
	U0DSR_in		
	U0TXD_out		
	U0RTS_out		
	U0DTR_out		
	U1RXD_in		
	U1CTS_in		
	U1DSR_in		
	U1TXD_out		· ·
	U1RTS_out		
	U1DTR_out		
I2C	I2CEXTO_SCL_in	Any GPIO pins	One I2C channel in slave or master mode
	I2CEXTO_SDA_in		
	I2CEXT1_SCL_in		
	I2CEXT1_SDA_in		
	I2CEXTO_SCL_out		
	I2CEXTO_SDA_out		
	I2CEXT1_SCL_out		
	I2CEXT1_SDA_out		
LED PWM	ledc_ls_sig_out0~5	Any GPIO pins	Six independent PWM channels
I2S	I2S0O_BCK_in	Any GPIO pins	Stereo input and output from/to the audiocodec
	I2S_MCLK_in		
	I2SO_WS_in		
	I2SI_SD_in		
	I2SI_BCK_in		
	I2SI_WS_in		
	I2SO_BCK_out		
	I2S_MCLK_out		
	I2SO_WS_out		
	I2SO_SD_out		

Interface	Signal	Pin	Function
	I2SI_BCK_out		
	I2SI_WS_out		
	I2SO_SD1_out		
Remote Control	RMT_SIG_IN0~1	Any GPIO pins	Two channels for an IR transceiver of various
Peripheral	RMT_SIG_OUT0~1		waveforms
SPI2	FSPICLK_in/_out_mux	Any GPIO pins	Master mode and slave mode of SPI, Dual
	FSPICS0_in/_out		SPI, Quad SPI, and QPI
	FSPICS1~5_out		Connection to off-package flash, RAM, and
	FSPID_in/_out		other SPI devices
	FSPIQ_in/_out		 Four modes of SPI transfer format
	FSPIWP_in/_out		Configurable SPI frequency
	FSPIHD_in/_out		64-byte FIFO or GDMA buffer
TWAI	twai_rx	Any GPIO pins	Compatible with ISO 11898-1 protocol
	twai_tx		
	twai_bus_off_on		
	twai_clkout		

3 Electrical Characteristics

Note:

The values presented in this section are **preliminary** and may change with the final release of this datasheet.

3.1 Absolute Maximum Ratings

Stresses above those listed in Table 3-1 *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 3.2 Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 3-1. Absolute Maximum Ratings

Parameter	rameter Description		Max	Unit
Input power pins ¹	Allowed input voltage	-0.3	3.6	V
I_{output}^2	Cumulative IO output current	_	1000	mA
T_{STORE}	Storage temperature	-40	150	°C

¹ For more information on input power pins, see Section 1.5.1 Power Pins.

3.2 Recommended Operating Conditions

Table 3-2. Recommended Operating Conditions

Parameter ¹	Description	Min	Тур	Max	Unit
VDDA, VDD3P3, VDD3P3_RTC	Recommended input voltage	3.0	3.3	3.6	V
VDD3P3_CPU ²	Recommended input voltage	3.0	3.3	3.6	V
I_{VDD}	Cumulative input current	0.5	_	_	Α
T_A	Ambient Temperature	-40		105	°C

¹ See in conjunction with Section 1.5 Power Supply.

3.3 DC Characteristics (3.3 V, 25 °C)

Table 3-3. DC Characteristics (3.3 V, 25 °C)

Parameter	Description	Min	Тур	Max	Unit
C_{IN}	Pin capacitance	_	2	_	рF
V_{IH}	High-level input voltage	$0.75 \times VDD^1$	_	VDD ¹ + 0.3	V

Cont'd on next page

² The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 consecutive hours at ambient temperature of 25 °C.

² If writing to eFuses, the voltage on VDD3P3_CPU should not exceed 3.3 V as the circuits responsible for burning eFuses are sensitive to higher voltages.

Table 3-3 - cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
V_{IL}	Low-level input voltage	-0.3		0.25 × VDD ¹	V
$ I_{IH} $	High-level input current	_		50	nA
$ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $	Low-level input current	_		50	nA
V_{OH}^2	High-level output voltage	$0.8 \times VDD^1$		_	V
V_{OL}^2	Low-level output voltage	_		0.1 × VDD ¹	V
1.	High-level source current (VDD 1 = 3.3 V, V $_{OH}$		40	4	mA
OH	>= 2.64 V, PAD_DRIVER = 3)		40		IIIA
1.	Low-level sink current (VDD 1 = 3.3 V, V $_{OL}$ =		28		mA
$ I_{OL} $	0.495 V, PAD_DRIVER = 3)		20		IIIA
R_{PU}	Internal weak pull-up resistor	_	45	_	kΩ
R_{PD}	Internal weak pull-down resistor		45		kΩ
\/	Chip reset release voltage CHIP_EN voltage is	0.75 × VDD ¹		VDD ¹ + 0.3	V
V_{IH_nRST}	within the specified range)	0.73 x VDD		VDD + 0.3	V
\/	Chip reset voltage (CHIP_EN voltage is within	-0.3		0.25 × VDD ¹	V
V_{IL_nRST}	the specified range)	-0.3		0.20 X VDD	V

¹ VDD – voltage from a power pin of a respective power domain.

ADC Characteristics

Table 3-4. ADC Characteristics

Symbol	Parameter	Min	Max	Unit
DNL (Differential nonlinearity) ¹	ADC connected to an external	7	7	LSB
DNE (Dillerential Horillineanty)	100 nF capacitor; DC signal input;	-/	′	LOD
INL (Integral nonlinearity)	Ambient temperature at 25 °C;	-12	12	LSB
INC (Integral nonlineanty)	Wi-Fi off	-12	12	LOD
Sampling rate		_	100	kSPS ²

¹ To get better DNL results, you can sample multiple times and apply a filter, or calculate the average value.

The calibrated ADC results after hardware calibration and software calibration are shown in Table 3-5. For higher accuracy, you may implement your own calibration methods.

Table 3-5. ADC Calibration Results

Parameter	Description	Min	Max	Unit
	ATTEN0, effective measurement range of 0 ~ 750	-10	10	mV
Total error	ATTEN1, effective measurement range of 0 ~ 1050	-10	10	mV
Total error	ATTEN2, effective measurement range of 0 ~ 1300	-10	10	mV
	ATTEN3, effective measurement range of 0 ~ 2500	-35	35	mV

 $^{^2\,\}mathrm{V}_{OH}$ and V_{OL} are measured using high-impedance load.

² kSPS means kilo samples-per-second.

4 Packaging

- For information about tape, reel, and chip marking, please refer to Espressif Chip Packaging Information.
- The pins of the chip are numbered in anti-clockwise order starting from Pin 1 in the top view. For pin numbers and pin names, see also Figure 1-1 ESP8686 Pin Layout (Top View).




Figure 4-1. QFN24 (4×4 mm) Package

5 Related Documentation and Resources

Related Documentation

• Certificates

https://espressif.com/en/support/documents/certificates

 Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents

Developer Zone

- ESP-IDF Programming Guide for ESP8686 Extensive documentation for the ESP-IDF development framework.
- ESP-IDF and other development frameworks on GitHub.

https://github.com/espressif

• ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

https://esp32.com/

- The ESP Journal Best Practices, Articles, and Notes from Espressif folks. https://blog.espressif.com/
- See the tabs SDKs and Demos, Apps, Tools, AT Firmware.
 https://espressif.com/en/support/download/sdks-demos

Products

- ESP8686 Series SoCs Browse through all ESP8686 SoCs. https://espressif.com/en/products/socs?id=ESP8686
- ESP8686 Series Modules Browse through all ESP8686-based modules.

https://espressif.com/en/products/modules?id=ESP8686

• ESP8686 Series DevKits - Browse through all ESP8686-based devkits.

https://espressif.com/en/products/devkits?id=ESP8686

• ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters. https://products.espressif.com/#/product-selector?language=en

Contact Us


• See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.

https://espressif.com/en/contact-us/sales-questions

Appendix A – ESP8686 Consolidated Pin Overview

Pin	Pin	Pin	Pin Providing	Pin S	Settings	Analog F	Analog Function		IO MUX Function				
No.	Name	Type	Power	At Reset	After Reset	0	1	0	Type	1	Type	2	Туре
1	LNA_IN	Analog											
2	VDD3P3	Power											
3	VDD3P3	Power											
4	XTAL_32K_P	10	VDD3P3_RTC			XTAL_32K_P		GPI00	I/O/T	GPIO0	I/O/T		
5	XTAL_32K_N	IO	VDD3P3_RTC			XTAL_32K_N	ADC1_CH1	GPIO1	I/O/T	GPIO1	I/O/T		
6	GPIO2	10	VDD3P3_RTC	IE	ΙΕ		ADC1_CH2	GPIO2	I/O/T	GPIO2	I/O/T	FSPIQ	11/O/T
7	CHIP_EN	Analog											
8	GPIO3	10	VDD3P3_RTC	IE	IE		ADC1_CH3	GPIO3	I/O/T	GPIO3	I/O/T		
9	MTMS	10	VDD3P3_RTC		IE		ADC1_CH4	MTMS	I1	GPIO4	I/O/T	FSPIHD	11/O/T
10	MTDI	Ю	VDD3P3_RTC		IE		ADC2_CH0	MTDI	l1	GPIO5	I/O/T	FSPIWP	11/O/T
11	VDD3P3_RTC	Power											
12	MTCK	10	VDD3P3_CPU		IE			MTCK	11	GPIO6	I/O/T	FSPICLK	11/O/T
13	MTDO	IO	VDD3P3_CPU		IE			MTDO	O/T	GPIO7	I/O/T	FSPID	11/O/T
14	GPIO8	10	VDD3P3_CPU	IE	ΙΕ			GPIO8	I/O/T	GPIO8	I/O/T		
15	GPIO9	IO	VDD3P3_CPU	IE, WPU	IE, WPU			GPIO9	I/O/T	GPIO9	I/O/T		
16	GPIO10	10	VDD3P3_CPU		IE			GPIO10	I/O/T	GPIO10	I/O/T	FSPICS0	11/O/T
17	VDD3P3_CPU	Power											
18	GPIO18	Ю	VDD3P3_CPU					GPIO18	I/O/T	GPIO18	I/O/T		
19	U0RXD	IO	VDD3P3_CPU		IE, WPU			U0RXD	11	GPIO20	I/O/T		
20	U0TXD	Ю	VDD3P3_CPU		WPU			U0TXD	0	GPIO21	I/O/T		
21	NC	_											
22	XTAL_N	Analog											
23	XTAL_P	Analog											
24	VDDA	Power											
25	GND	Power											

Appendix A - ESP8686 Consolidated Pin Overview



^{*} For details, see Section 1 Pins. Regarding highlighted cells, see Section 1.3.3 Restrictions for GPIOs.

Revision History

Date	Version	Release notes
2023-06	v0.1	Draft







www.espressif.com

Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2023 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.